CORE

Computing System and Organization

24AIP305 · S3 · 4 credits

Official KTU 2024 syllabus subject — study with practice, PYQs and AI tools.

§
Syllabus
Loading syllabus…
Manage →
⚡ DAY-BEFORE EXAM

Have an exam tomorrow?

Get a high-yield attack plan focused on maximum marks per minute. Zero fluff, strict PYQ priority, active recall, and trap avoidance.

Strategy: High-yield concepts + PYQs + weak areas

Tap a module to mark as weak
PRIORITY A
Module 1

Why:Foundation module

+ Mark Weak
PRIORITY A
Module 2

Why:High exam relevance

+ Mark Weak
PRIORITY B
Module 3

Why:Core module

+ Mark Weak
PRIORITY B
Module 4

Why:Applied concepts

+ Mark Weak
PRIORITY C
Module 5

Why:Standard exam coverage

+ Mark Weak
Modules
Module 01Fundamentals of Logic System Design (7 hours)expand

Functional units of a computer. Number Systems- Decimal, Binary, Hexadecimal. Number representations – Integer and Floating point. Boolean Algebra, Gates, Minimization of Logic expressions using Karnaugh map.

Module 02Processor Design and Architecture (8 hours)expand

Combinational Circuits - Multiplexers, Decoders, Adders. Sequential Circuits- Flip flops, Registers, Counters. Basic CPU Architecture- CPU registers, Memory location and addresses, Instruction sequencing, addressing modes. Instruction Set Architecture (ISA) – RISC vs CISC (with focus on RISC-V).

Module 03Memory Hierarchy and Optimization (6 hours)expand

Memory Hierarchy, Locality of reference, The Basics of Caches – handling misses and writes. Trade-offs between block size, associativity, and cache size. Average memory access time, Basic optimizations - reducing cache misses, reducing miss penalty, software optimization. High Bandwidth Memory (HBM) and its role in AI workloads.

Module 04I/O Organization (6 hours)expand

Accessing I/O devices, I/O data transfer techniques - Programmed I/O, Interrupt-driven I/O, and DMA. Bus Structure - Synchronous and Asynchronous Bus, Parallel and Serial Interface Circuits.

Module 05Parallel Organization (9 hours)expand

An Overview of Pipelining - Instruction pipelining, Notion of ILP, Hazards- data and control hazards and their mitigations. Processor Organizations, Symmetric Multiprocessors, Vector (SIMD) Processing- GPU, GPU vs CPU, CUDA basics. Shared-Memory Multiprocessors- Interconnection Networks. Cache Coherence, Overview of Parallel Programming for Multiprocessors.

Notes / Resources

Exam-focused notes are optional context — Continue Learning above works even without them.

Notes for this subject aren't written yet

Continue Learning above adapts to this subject anyway — it teaches from your active syllabus.